← Back to job listings

Senior Memory Design Engineer (Project Lead)
Cisco · ZHUBEI, Hsinchu County, Taiwan
About The Role
We are expanding our team: As a Senior Memory Design Engineer (Project Lead), you will oversee the design, development, and testing of memory compiler projects, collaborating with cross-functional teams to ensure high-quality, reliable solutions. Ideal candidates bring significant experience in semiconductor memory technologies and circuit design.
This is an external listing. JobSpring does not represent or verify the employer. Report this listing
JobSpring