CAD Engineer - Static Timing Analysis & Physical Design

As a member of our PD CAD team reporting to the STA manager, you will develop and support advanced Static Timing Analysis flows and methodologies while contributing to the broader Physical Design infrastructure. This role combines deep STA expertise with modern software engineering practices to deliver robust, scalable timing closure solutions for cutting-edge silicon designs. You will work closely with Physical Design teams, methodology teams, and EDA vendors to ensure timing signoff success across multiple advanced technology nodes.

## Description

You will drive timing methodology development and support timing closure across multiple concurrent projects. Your work will span from flow automation and database-driven analysis to direct collaboration with design teams during critical tapeout phases.

## Minimum qualifications

Proven experience with PrimeTime for timing analysis, constraint development, and signoff

Deep understanding of timing concepts: setup/hold analysis, clock domain crossing, multicycle paths, false paths, and timing exceptions

Experience with advanced timing concepts: OCV, statistical timing analysis, margins and variation analysis

Solid understanding of RTL-to-GDSII flow with focus on timing-critical stages

Knowledge of power-aware timing analysis and low-power design methodologies

Expert-level Python programming for automation, data analysis, and tool integration

## Preferred qualifications

BS/MS in Electrical Engineering, Computer Engineering, or Computer Science

Demonstrated track record of successful timing closure on complex designs

Proficient in SQL with hands-on experience in MySQL and PostgreSQL for timing data management and analysis

This role offers the opportunity to shape next-generation timing methodologies while working with cutting-edge technologies and talented engineering teams across HWTech.