About The Role

We are looking for a Senior Design Verification Engineer to drive ASIC functional verification for Cisco Silicon One chips. Collaborate with global teams on system-level verification and support various development stages. Ideal for candidates with advanced SystemVerilog/UVM expertise and significant experience in digital logic verification.

This is an external listing. JobSpring does not represent or verify the employer. Report this listing