ASIC Verification Engineer

We are expanding our team: As an ASIC Verification Engineer, you will lead block-level or subsystem verification, developing and maintaining advanced UVM environments. You will ensure comprehensive coverage closure and collaborate with cross-functional teams. Ideal candidates have significant ASIC/SoC verification experience and expertise in SystemVerilog and UVM methodology.