← Back to job listings
CM
PDK开发工程师 PDK Development Engineer(J21113)
ChangXin Memory (CXMT) · 安徽省·合肥市, 上海市
About The Role
- 组件开发与实现:根据工艺节点需求,主导PDK组件(DRC/LVS/Pcell/Dummy等)的开发与设计,输出符合技术规范的组件;
- 验证与一致性保障:主导PDK组件的验证,通过系统性测试确保其与设计规则(DRC/LVS)的一致性,保证交付质量;
- 跨团队协同与标准化:推动与设计团队、工艺团队及EDA供应商的跨部门协作,拉通PDK标准化与自动化流程的开发,提升整体效率;
- 模型校准与电学优化:协同工艺团队校准SPICE模型,对器件电学特性进行建模分析与优化,支撑工艺节点性能提升;
- 客户支持与技术闭环:支持客户在IP开发与产品量产阶段的PDK相关技术问题,协同内部团队闭环解决。
- 教育背景与专业知识:本科及以上学历,微电子、电子工程、物理等相关专业,具有扎实的半导体器件物理基础;
- 专业技能与资格:能使用EDA工具(如Virtuoso、Calibre、Spectre等)完成PDK开发与验证,并能使用脚本语言(Python/Skill/TCL)进行自动化流程开发;
- 行业与专业经验:5年以上PDK开发经验,曾参与先进工艺节点的PDK组件开发,具备与设计团队及工艺团队协同工作经验;
- 项目/任务成果:主导过至少一款完整PDK组件的开发与验证项目,并已成功应用于产品设计或量产;
- 其他要求:具有技术问题识别与闭环能力,能在多团队协作环境中推动跨部门对齐与项目落地。
Similar roles you might like
See all →J
Sales Account Executive, Edtech China
JoVE
Salary not disclosedPosted 1 day ago
H(
QC巡检
healthcare (workday)
Salary not disclosedPosted 1 day ago
C
Lead Design Engineer - Physical Design
cadence
Salary not disclosedPosted 1 day ago
C
Lead Software Engineer - AI/LLM for Virtuoso
cadence
Salary not disclosedPosted 1 day ago
C
Product Engineer II - Memory IP
cadence
Salary not disclosedPosted 1 day ago
C
Design Engineer II
cadence
Salary not disclosedPosted 1 day ago
C
Lead Technical Communications Engineer
cadence
Salary not disclosedPosted 1 day ago
C
Lead Design Engineer
cadence
Salary not disclosedPosted 1 day ago
This is an external listing. JobSpring does not represent or verify the employer. Report this listing
