← Back to job listings
CA
ASIC Engineer || Physical Design | Floor Planning | GSP & PD | Exp - 8 to 11 years
careers.cisco.com · Bangalore, India
About The Role
We are currently hiring an ASIC Engineer to join our Physical Design team in Bangalore, focusing on next-generation networking chips. You will drive the RTL 2 GDS implementation, including floor planning and performance optimisation. Ideal candidates have significant ASIC experience and expertise in advanced process nodes.
Similar roles you might like
See all →B(
Assistant Vice President – Investment Banking Business Manager
barclays (workday)
Salary not disclosedPosted today
1B
Technical Product Owner - CLM
1331 Barclays Securities India
Salary not disclosedPosted today
B(
Pega Developer
barclays (workday)
Salary not disclosedPosted today
B(
Senior Python Developer
barclays (workday)
Salary not disclosedPosted today
B(
Lead Software Engineer
barclays (workday)
Salary not disclosedPosted today
B(
Software Developer
barclays (workday)
Salary not disclosedPosted today
B(
Data Engineer
barclays (workday)
Salary not disclosedPosted today
B(
DFIR Lead Cyber Operations Analyst
barclays (workday)
Salary not disclosedPosted today
This is an external listing. JobSpring does not represent or verify the employer. Report this listing
