← Back to job listings
HC
Junior Engineer for Korea ISG
hctz.fa.us2.oraclecloud.com · Seoul, Republic of, South Korea
About The Role
- Front-End Logic design
- Hardware design in Verilog HDL
- Verification with golden model
- Back-End design
- Logic synthesis / Formal verification
- Front-End Logic design
- Hardware design in Verilog HDL
- Verification with golden model
- Back-End design
- Logic synthesis / Formal verification
- -. Bachelor’s degree or above in Semiconductor-related or Electrical/Electronic Engineering
- -. Understanding of image sensors is preferred
- -. Proficiency in C++ and Python is preferred
- -. Strong English communication skills are preferred
- -. Meal and transportation expenses will be provided
Similar roles you might like
See all →G(
PMTS Application Engineering (MIPS)
globalfoundries (workday)
Salary not disclosedPosted 5 days ago
0A
FY26 PSE(공정 엔지니어) 신입사원 인사정보 등록
0050 Applied Materials Korea
Salary not disclosedPosted 5 days ago
Z
RevOps Engineer
zoyi
Salary not disclosedPosted 5 days ago
JJ
Service Engineer
JKL Johnson Controls Korea Ltd
Salary not disclosedPosted 6 days ago
A
Senior Engineer I, Process Engineering
ASM
Salary not disclosedPosted 6 days ago
C
Junior Field Service Engineer (신입 가능, 가스/케미칼 공급 장치) 1
careers.merckgroup.com
Salary not disclosedPosted 6 days ago
R
[Fixed Term] Electric Engineer (지원)
Rotork
Salary not disclosedPosted 6 days ago
A
HMI Applications Engineer (화성/평택)
asml
Salary not disclosedPosted 7 days ago
This is an external listing. JobSpring does not represent or verify the employer. Report this listing