About The Role

We are recruiting a Senior ASIC Verification Engineer to lead block-level or subsystem verification efforts, ensuring comprehensive coverage closure. You will develop and maintain advanced UVM verification environments and perform constraint-driven random testing. Ideal candidates bring extensive ASIC/SoC verification experience and strong expertise in SystemVerilog and UVM methodology.

This is an external listing. JobSpring does not represent or verify the employer. Report this listing