About The Role

Become part of our team as a Senior ASIC Design Verification Engineer, driving advanced verification using UVM methodology to validate complex ASIC features. Lead the design and execution of verification plans and test suites, collaborating with RTL designers and software teams. Ideal for experienced ASIC verification professionals with strong SystemVerilog expertise.

This is an external listing. JobSpring does not represent or verify the employer. Report this listing