About The Role

We are recruiting a Senior ASIC Design Verification Engineer to architect and maintain verification infrastructure for innovative data centre and AI networking solutions. You will lead end-to-end verification of design blocks and collaborate with cross-functional teams. Ideal candidates bring significant ASIC experience and expertise in System Verilog and UVM.

This is an external listing. JobSpring does not represent or verify the employer. Report this listing