JobSpring← Back to job listings
ASIC Engineering Digital Design Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 12-16 Years | Pune)
Cisco · Pune, India
About The Role
Exciting opportunity for an ASIC Engineering Digital Design Leader to provide technical leadership in the development of digital logic for silicon photonics, focusing on high-speed optical interconnects. Lead the full ASIC lifecycle and collaborate with cross-functional teams. Ideal for experienced professionals with deep expertise in digital design and ASIC/SoC design.
This is an external listing. JobSpring does not represent or verify the employer. Report this listing