← Back to job listings

ASIC Design Engineer, STA
Cisco · San Jose, California, United States of America
About The Role
Become part of our team as an ASIC Design Engineer, STA, focusing on closing timing at block, sub-chip, and full-chip levels. You will conduct quality checks and manage ECO tasks, supporting STA flow development and advising on best practices. Ideal for candidates with relevant experience in ASIC design and timing analysis.
This is an external listing. JobSpring does not represent or verify the employer. Report this listing
JobSpring