ASIC Design Verification Engineer | UVM | Exp 8+ Years

We are recruiting a ASIC Design Verification Engineer to define, design, and verify ASIC and subsystems for Cisco platforms. You will architect and develop DV infrastructure, develop test plans, and ensure RTL quality. Ideal for candidates with significant ASIC verification experience and expertise in UVM/System Verilog.